Please type a plus sign (+) inside this box [+]

PTO/SB/05 (12/97)

Approved for use through 09/30/00. OMB 0651-0032

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CFR 1.53(b)

Attorney Docket No.

42390.P9429

Total Pages

7.5°C

First Named Inventor or Application IdentifierJin Yang	 JC83
Express Mail Label No. <u>EL143557377US</u>	

ADDRESS TO:

Assistant Commissioner for Patents

Box Patent Application Washington, D. C. 20231

APP	LICA	ION	FLEV	1EN	S
See	MPE	P ch	apter	600	С

See MPEP chapter 600 concerning utility patent application contents.

- X Fee Transmittal Form (Submit an original, and a duplicate for fee processing)
- 2. X Specification (Total Pages 45)
 (preferred arrangement set forth below)
 - Descriptive Title of the Invention
 - Cross References to Related Applications
 - Statement Regarding Fed sponsored R & D
 - Reference to Microfiche Appendix
 - Background of the Invention
 - Brief Summary of the Invention
 - Brief Description of the Drawings (if filed)
 - Detailed Description
 - Claims
 - Abstract of the Disclosure
- X Drawings(s) (35 USC 113) (Total Sheets <u>18</u>)
- 4. X Oath or Declaration (Total Pages 5)
 - a. ___ Newly Executed (Original or Copy)
 - b. ___ Copy from a Prior Application (37 CFR 1.63(d))
 (for Continuation/Divisional with Box 17 completed) (Note Box 5 below)
 - i. <u>DELETIONS OF INVENTOR(S)</u> Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).
- 5. __ Incorporation By Reference (useable if Box 4b is checked)

 The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.
- 6. _ Microfiche Computer Program (Appendix)

12/01/97

-1-

PTO/SB/05 (12/97)

7.		
/.	(if ap	Nucleotide and/or Amino Acid Sequence Submission plicable, all necessary)
	a. b.	Computer Readable Copy Paper Copy (identical to computer copy)
	C.	Statement verifying identity of above copies
		ACCOMPANYING APPLICATION PARTS
8. 9.	_	Assignment Papers (cover sheet & documents(s)) a. 37 CFR 3.73(b) Statement (where there is an assignee)
	_	b. Power of Attorney
10.		English Translation Document (if applicable)
11.	_	a. Information Disclosure Statement (IDS)/PTO-1449
	_	b. Copies of IDS Citations
12.	_	Preliminary Amendment
13.	<u>X</u>	Return Receipt Postcard (MPEP 503) (Should be specifically itemized)
14.	_	a. Small Entity Statement(s)
		b. Statement filed in prior application, Status still proper and desired
15.		Certified Copy of Priority Document(s) (if foreign priority is claimed)
16.		Other:
17.	lf a C	CONTINUING APPLICATION, check appropriate box and supply the requisite information:
		Continuation Divisional Continuation-in-part (CIP)
		of prior application No: _
18.	Co	rrespondence Address
		stomer Number or Bar Code Label
		(Insert Customer No. or Attach Bar Code Label here)
X	Co	or
	_ 00	rrespondence Address Below
NAMI	F	Michael J. Mallie Reg. No. 36,591
1 47 (141)		RI AKELY SOKOLOFE TAYLOR & ZAFMANLLER
		BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP
ADDF	RESS	12400 Wilshire Boulevard
		Seventh Floor
CITY	Los A	Angeles STATE California ZIP CODE 90025-1026
Count	try	U.S.A. TELEPHONE (408) 720-8598 FAX (408) 720-9397
10/04	60	



EXPRESS MAIL CERTIFICATE OF MAILING

C1 1112 5 5 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7
"Express Mail" mailing label number: 2219355
Date of Deposit: 6-30-00
I hereby certify that I am causing this paper or fee to
be deposited with the United States Postal Service
"Express Mail Post Office to Addressee" service on
the date indicated above and that this paper or fee
has been addressed to the Assistant Commissioner
for Patents, Washington, D. C. 20231
- Sharen M. Soraly
(Typed or printed name of person mailing paper or fee)
Q 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
(Signature of person mailing paper or fee)
(oignature of person making paper of tecy
(F) (S) (S)
(Date signed)
•
• 6
Serial/Patent No.: **** Filing/Issue Date: ****
Client: Intel Corporation
Title: METHODS FOR FORMAL VERIFICATION ON A SYMBOLIC LATTICE
DOMAIN
BSTZ File No.: 42390. P9429 Atty/Secty Initials: MJM/LMM/smo
Date Mailed:
The following has been received in the U.S. Patent & Trademark Office on the date stamped hereon:
Lapless Main No. Hill 433373 / Old Check No. 300
Monun(s) extension of time Amt. \$1104.00
Application Puls 1 52(h) Continued of
Application - Rule 1.53(b) Divisional (pgs.) Issue Fee Transmittal Amt: Notice of Appeal
Application - Rule 1.53(b) CIP (pgs.) Petition for Extension of Time
Application - Rule 1.53(d) CPA Transmittal (pgs.) Petition for
Application - Design (pgs.)
Application - PCT (pgs.)
Application - Provisional (pgs.) Preliminary Amendment (pgs.)
Assignment and Cover Sheet Reply Brief (pgs)
KK Certificate of Mailing Response to Notice of Missing Parts
XKDeclaration & POA (5 pgs.) (Unsigned)
Liscosure Docs & Org & Copy of hverior's Signed Letter pgs) XX Transmittal Letter XX Wild XX
Drawings: 18 # of sheets includes 23 figures XX Fee Transmittal, in duplicate
Other:
- Curo.

Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP



Dated: (), 2000

Michael J. Mallie Reg. No. 36,591

EXPRESS MAIL CERTIFICATE OF MAILING

"Express Mail" mailing label number: EL143557377
Date of Deposit: June 30, 2000
I hereby certify that I am causing this paper or fee to be deposited with the United States Postal Service
"Express Mail Post Office to Addressee" service on the date indicated above and that this paper or fee has
been addressed to the Assistant Commissioner for Patents, Washington, D. C. 20231
Sharon M. Osofsky
(Typed or printed name of person mailing paper or fee)
(6-30-00)
(Signature of person mailing paper or fee)
Drain M. Osofr
(Date signed)

UNITED STATES PATENT APPLICATION

For

METHODS FOR FORMAL VERIFICATION ON A SYMBOLIC LATTICE DOMAIN

INVENTORS:

JIN YANG

PREPARED BY:

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP 12400 WILSHIRE BOULEVARD SEVENTH FLOOR LOS ANGELES, CA 90025-1026

(408) 720-8598

EXPRESS MAIL CERTIFICATE OF MAILING

"Express Mail" mailing label number <u>EL143557377US</u>
Date of Deposit
I hereby certify that I am causing this paper or fee to be deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Commissioner of Patents and Trademarks, Washington, D.C. 20231
Sharon M. Osofsky (Typed or printed name of person mailing paper or fee)
Thans. 6-30-00
(Signature of person mailing paper or fee) Date
·

15

20

25

METHODS FOR FORMAL VERIFICATION ON A SYMBOLIC LATTICE DOMAIN

FIELD OF THE INVENTION

This invention relates generally to automated design verification, and in particular to formal property verification and formal equivalence verification for very large scale integrated circuit designs and other finite state systems.

BACKGROUND OF THE INVENTION

As hardware and software systems become more complex there is a growing need for automated formal verification methods. These methods are mathematically based techniques and languages that help detect and prevent design errors thereby avoiding losses in design effort and financial investment.

Examples of the type of properties being verified include safety properties (i.e. that the circuit can not enter undesirable states) and equivalence properties (i.e. that a high level model and the circuit being verified have equivalent behaviors). There are two well-established symbolic methods for automatically verifying such properties of circuits and finite state systems that are currently considered to be significant. The two most significant prior art methods are known as classical Symbolic Model Checking (SMC) and Symbolic Trajectory Evaluation (STE).

Classical SMC is more widely know and more widely received in the formal verification community. It involves building a finite model of a system as a set of states and state transitions and checking that a desired property holds in the model. An exhaustive search of all possible states of the model is performed in order to verify desired properties. The high level model can be expressed as

10

15

20

25

temporal logic with the system having finite state transitions or as two automata that are compared according to some definition of equivalence. A representative of classical SMC from Carnegie Mellon University known as SMV (Symbolic Model Verifier) has been used for verifying circuit designs and protocols. Currently these techniques are being applied also to software verification.

One disadvantage associated with classical SMC is a problem known as state explosion. The state explosion problem is a failure characterized by exhaustion of computational resources because the required amount of computational resources expands according to the number of states defining the system. SMV, for example, is limited by the size of both the state space of systems and also the state space of properties being verified. Currently, classical SMC techniques are capable of verifying systems having hundreds of state encoding variables. The budget of state encoding variables must be used to describe both the high level model and the low level circuit or system. This limitation restricts classical SMC to verifying circuits up to functional unit block (FUB) levels. For systems with very much larger state spaces, SMC becomes impractical to use.

The second and less well-known technique, STE, is a lattice based model checking technique. It is more suitable for verifying properties of systems with very large state spaces (specifiable in thousands or tens of thousands of state encoding variables) because the number of variables required depends on the assertion being checked rather than on the system being verified. One significant drawback to STE lies in the specification language, which permits only a finite time period to be specified for a property.

A Generalized STE (GSTE) algorithm was proposed in a Ph.D. thesis by Alok Jain at Carnegie Mellon University in 1997. The GSTE proposed by Jain

permits a class of complex safety properties with infinite time intervals to be specified and verified. One limitation to Jain's proposed GSTE is that it can only check for future possibilities based on some past and present state conditions. This capability is referred to as implication. For example, given a set of state conditions at some time, t, implication determines state conditions for time, t+1. Another, and possibly more important limitation is that the semantics of the extended specification language were not supported by rigorous theory. As a consequence few practitioners have understood and mastered the techniques required to use GSTE effectively.

10

15

20

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention is illustrated by way of example and not limitation in the figures of the accompanying drawings.

Figure 1a shows an example of a model.

Figure 1b shows an example of an assertion graph.

Figure 1c shows another example assertion graph and sample antecedents and consequences with trivial antecedents and consequences omitted.

Figure 2a shows another example of an assertion graph.

Figure 2b shows another example of an assertion graph.

Figure 3a illustrates for one embodiment, a method for computing a simulation relation sequence.

Figure 3b illustrates for one embodiment, a method for computing an antecedent strengthening sequence.

Figure 4 shows changes in a simulation relation of an assertion graph 201 and model 101 resulting over time as the method of Figure 3a is iterated.

Figure 5a shows changes in an antecedent labeling of an assertion graph 202 and model 101 resulting over time from antecedent strengthening.

Figure 5b shows the fixpoint simulation relation of the antecedent strengthened assertion graph of Figure 5a.

Figure 6a illustrates for one embodiment, a method for computing normal satisfiability.

Figure 6b illustrates for one embodiment, a method for computing normal satisfiability using the simulation relation of an antecedent strengthened graph.

Figure 7 shows a lattice domain and a lattice domain abstraction.

10

15

Figure 8a illustrates for one embodiment, a method for implicating strong satisfiability using an abstracted simulation relation.

Figure 8a illustrates for one embodiment, a method for implicating normal satisfiability using an abstracted simulation relation of an abstracted antecedent strengthened assertion graph.

Figure 9 depicts part of a unary symbolic lattice domain ($\{B^1 \rightarrow P\}, \subseteq_s$).

Figure 10 shows a model on a lattice domain (P, \subseteq) .

Figure 11a shows two assertion graphs, 1101 and 1102, on a lattice domain (P, \subseteq) and an assertion graph 1103 on the unary symbolic lattice domain 901 that symbolically encodes assertion graphs 1101 and 1102.

Figure 11b shows the simulation relation of assertion graph 1103 on the unary symbolic extension of model 1001.

Figure 12a illustrates for one embodiment, a method for symbolically computing a simulation relation sequence.

Figure 12b illustrates for one embodiment, a method for symbolically computing an antecedent strengthening sequence.

Figure 13 depicts a computing system for automated formal verification of finite state systems.

10

15

20

25

DETAILED DESCRIPTION

These and other embodiments of the present invention may be realized in accordance with the following teachings and it should be evident that various modifications and changes may be made in the following teachings without departing from the broader spirit and scope of the invention. The specification and drawings are, accordingly, to be regarded in an illustrative rather than restrictive sense and the invention measured only in terms of the claims.

Methods for formal verification of circuits and other finite-state systems are disclosed herein. For one embodiment, formal definitions and semantics are disclosed for a model of a finite-state system, an assertion graph to express forward implication properties and backward justification properties for verification, and satisfiability criteria for automated verification of forward implication properties and backward justification properties. For one embodiment, a method is disclosed to perform antecedent strengthening on antecedent labels of an assertion graph.

For one alternative embodiment, a method is disclosed to compute a simulation relation sequence ending with a simulation relation fixpoint, which can be compared to a consequence labeling for the edges of an assertion graph to verify implication properties. For another alternative embodiment, a method is disclosed to compute the simulation relation sequence from the strengthened antecedent labels of an assertion graph, thereby permitting automated formal verification of justification properties.

For another alternative embodiment, methods are disclosed to significantly reduce computation through abstraction of models and assertion graphs and to compute an implicit satisfiability of an assertion graph by a model from the simulation relation computed for the model and assertion graph abstractions.

10

15

20

25

For another alternative embodiment, a method for representing and verifying assertion graphs symbolically is disclosed that provides an effective alternative for verifying families of properties. For another alternative embodiment, a class of lattice domains based on symbolic indexing functions is defined and a method using assertion graphs on a symbolic lattice domain to represent and verify implication properties and justification properties, provides an efficient symbolic manipulation technique using BDDs. Previously disclosed methods for antecedent strengthening, abstraction, computing simulation relations, verifying satisfiability and implicit satisfiability may also be extended to assertion graphs that are symbolically represented. Other methods and techniques are also disclosed herein, which provide for fuller utilization of the claimed subject matter.

Intuitively, a model of a circuit or other finite state system can be simulated and the behavior of the model can be verified against properties expressed in an assertion graph language. Formal semantics of the assertion graph language explain how to determine if the model satisfies the property or properties expressed by the assertion graph. Two important characteristics of this type of verification system are the expressiveness of the assertion graph language and the computational efficiency of carrying out the verification.

For one embodiment, a finite state system can be formally defined on a nonempty finite set of states, S, as a nonempty transition relation, M, where (s1, s2) is an element of the transition relation, M, if there exists a transition in the finite state system from state s1 to state s2 and both s1 and s2 are elements of S. M is called a model of the finite state system.

For another possible embodiment, an alternative definition of the model, M, can be set forth as a pair of induced transformers, Pre and Post, such that Pre({s2}) includes s1 and Post({s1}) includes s2 if (s1,s2) is an element of M. In

10

15

20

25

other words, the Pre transformer identifies any states, s, in S for which there exists a transition to some state, s', in S. Pre is called a pre-image transformer. The Post transformer identifies any states, s', in S for which there exists a transition from some state, s, in S. Post is called a post-image transformer.

For one embodiment, Figure 1a depicts a model 101, of a finite state system. Model 101 includes elements: (s0, s1) depicted by transition 111, (s0, s2) depicted by transition 112, (s1, s3) depicted by transition 113, (s2, s4) depicted by transition 114, (s3, s5) depicted by transition 115, (s4, s6) depicted by transition 116, (s6, s5) depicted by transition 117, and (s5, s6) depicted by transition 118. Alternatively, M is equal to (Pre, Post) where $Pre(\{s0\})=\{\}$, $Pre(\{s1\})=Pre(\{s2\})=\{s0\}$, $Pre(\{s3\})=\{s1\}$, $Pre(\{s4\})=\{s2\}$, $Pre(\{s5\})=\{s3\}$, $Pre(\{s6\})=\{s4, s5\}$, $Pre(\{s0\})=\{s1, s2\}$, $Pre(\{s1\})=\{s3\}$, $Pre(\{s1\})=\{s3\}$, $Pre(\{s1\})=\{s3\}$, $Pre(\{s1\})=\{s1\}$, $Pre(\{s1\})$

For one possible embodiment, a finite sequence of states of length, n, is called a finite trace, t, in the model M if it is true of every state, s, occurring in the ith position in the sequence (i being contained within the closed interval [1,n-1]) that some state, s', for which Post({s}) includes s', occurs in the i+1th position in the sequence. An infinite trace is a sequence of states, which satisfies the above conditions for all i greater or equal to 1.

20

25

For example, there are eight distinct infinite traces in the model depicted in Figure 1:

$$t1 = [s0, s1, s3, s5, s6, s5, ...],$$

$$t2 = [s0, s2, s4, s6, s5, s6, ...],$$

$$t3 = [s1, s3, s5, s6, s5, ...],$$

$$t4 = [s2, s4, s6, s5, s6, ...],$$

$$t5 = [s3, s5, s6, s5, ...],$$

$$t6 = [s4, s6, s5, s6, ...],$$

$$t7 = [s5, s6, s5, ...], and$$

$$t8 = [s6, s5, s6, ...].$$

For one possible embodiment, an assertion graph, G, can be defined on a finite nonempty set of vertices, V, to include an initial vertex, vI; a set of edges, E, having one or more copies of outgoing edges originating from each vertex in V; a label mapping, Ant, which labels an edge, e, with an antecedent Ant(e); and a label mapping, Cons, which labels an edge, e, with a consequence, Cons(e). When an outgoing edge, e, originates from a vertex, v, and terminates at vertex, v', the original vertex, v, is called the head of e (written v = Head(e)) and the terminal vertex, v', is called the tail of e (written v' = Tail(e)).

For one embodiment, Figure 1b depicts an assertion graph, 102. The two types of labels used in the assertion graph have the following purposes: an antecedent represents a set of possible pre-existing states and stimuli to a circuit or finite state system to affect its behavior; a consequence represents a set of possible resulting states or behaviors to be checked through simulation of the circuit or finite state system. Antecedent and consequence labels are written as ai/ci for the edges of assertion graph 102. For example, from vertex vI, a corresponding system should transition according to edge 121 and produce

20

25

5

10

resulting states or behaviors according to consequence c1 if stimuli and preexisting state conditions described by antecedent a1 are met. On the other hand, the system should transition according to edge 120 and produce resulting states or behaviors according to consequence c0 if stimuli and pre-existing state conditions described by antecedent a0 are met. Similarly for vertex v1, the system should transition according to edge 122 producing consequences c2 if antecedent a2 is met or according to edge 123 producing consequences c3 if antecedent a3 is met. For vertex v2, consequences are trivially satisfied.

It will be appreciated that using an assertion graph, properties may be conveniently specified at various levels of abstraction according to the complexity of the circuit or finite state system being modeled.

For example, using the assertion graph 102 of Figure 1b properties can be specified at a convenient level of abstraction for some finite state system as depicted in assertion graph 103 of Figure 1c. From vertex, vI, a corresponding circuit should transition around edge 131 if busy, or transition along edge 130 to vertex, v1, if not busy and accepting input B. From vertex v1, either the circuit is stalled in which it continues to transition along loop 133, or it produces an output along edge 132 of F(B) which is a function of the input B.

For one possible embodiment, a finite sequence of edges of length, n, is called a finite path, p, in the assertion graph G if it is true of every edge, e, occurring in the ith position in the sequence (i being contained within the closed interval [1,n-1]) that some edge, e', for which Tail(e)=Head(e'), occurs in the i+1th position in the sequence. If for the first edge, e1, in the sequence, Head(e1) = vI (the initial vertex), then the sequence is called a finite I-path. An infinite path (or infinite I-path) is a sequence of edges, which satisfies the above conditions for all i greater or equal to 1.

042390.P9429

10

15

20

25

An I-path provides an encoding of correlated properties for a finite state system. Each property may be interpreted such that if a trace satisfies a sequence of antecedents, then it must also satisfy a corresponding sequence of consequences.

For example, the assertion graph 201 depicted in Figure 2a describes a collection of correlated properties. The infinite I-path including edge 214, edge 216, edge 215, edge 216,... indicates that if the system enters state s1, then it alternates between {s3, s6} and {s4, s5}. The infinite I-path including edge 213, edge 215, edge 216, edge 215,... indicates that if the system enters state s2, then it alternates between {s4, s5} and {s3, s6}.

A rigorous mathematical basis for both STE and GSTE was devised by Ching-Tsun Chou of Intel Corporation in a paper entitled "The Mathematical Foundation of Symbol Trajectory Evaluation," (Proceedings of CAV'99, Lecture Notes in Computer Science #1633, Springer-Verlag, 1999, pp.196-207). In order for practitioners to truly understand and make good use of GSTE, it is necessary to have a language semantics that is based on rigorous mathematical theory.

For one embodiment, a strong semantics for assertion graphs may be defined more formally. To say that a finite trace, t, of length n in a model, M, satisfies a finite path, p, of the same length in an assertion graph, G, under an edge labeling, L (denoted by (M, t) |=_L (G, p)), means that for every i in the closed interval [1,n], the ith state in trace, t, is included in the set of states corresponding to the label of the ith edge in path, p. To illustrate examples of a state being included in a label set, s1 is included in the antecedent set {s1} of edge 214 in Figure 2a, and s3 is included in the consequence set {s3, s6} of edge 216.

10

15

20

25

To say that a state, s, satisfies an edge, e, in n steps (denoted by $(M, s) \mid =^n (G, e)$); means that for every k-length trace prefix, t^k , starting from s and every k-length path prefix, p^k , starting from e, and for every k less than or equal to n, trace prefix, t^k , satisfies path prefix, p^k , under the consequence edge labeling, Cons, whenever trace prefix, t^k , satisfies path prefix, p^k , under the antecedent edge labeling, Ant.

To say that the model M satisfies assertion graph G in n steps (denoted by M |= G), means that for any edge e beginning at initial vertex vI in G, all states, s, in M satisfy edge e in n steps.

Finally, to say that M strongly satisfies G (denoted by M \mid =_{STRONG} G); means that M satisfies G in n steps for all n greater or equal to 1.

In prior methods for performing STE and GSTE, semantics were used which required strong assumptions with respect to assertion graphs. In STE for example, only finite path lengths traversing the assertion graphs can be generated and used to verify a corresponding system under analysis. This means that for all transitions for which the antecedents are satisfied, along any path of finite length, the corresponding consequences are checked against the behavior of the circuit or system being analyzed. On the other hand, it shall be demonstrated herein that it is desirable for the semantics to consider all transitions along an infinite path to see if the antecedents are satisfied. If any of the antecedents along an infinite path are violated, then it is not necessary to check the consequences for that path.

Strong satisfiability as defined above formally captures a semantics substantially similar to that used in STE and GSTE as proposed in 1997 by Alok Jain. It requires that a consequence hold based solely on past and present

20

25

antecedents. Strong satisfiability expresses properties that are effects of causes.

For example, model 101 of Figure 1a can be checked against assertion graph 201 of Figure 2a. There are two l-paths in assertion graph 201:

Every prefix of every trace in model 101 trivially satisfies I-path p1 except the trace

$$t3 = [s1, s3, s5, s6, s5, ...],$$

because the antecedent {s1} is not satisfied by any trace except t3. The consequence labels for path p1 can be written

Cons(p1) =
$$[S, \{s3, s6\}, \{s4, s5\}, \{s3, s6\},...].$$

For trace t3, every prefix satisfies the consequences on p1 since each state in the trace is included in a corresponding label set for the I-path. Therefore t3 also satisfies p1.

Similarly, every prefix of every trace in model 101 trivially satisfies I-path p2 except the trace

$$t4 = [s2, s4, s6, s5, s6, ...],$$

because the antecedent {s2} is not satisfied by any trace except t4. The consequence labels for path p2 can be written

$$Cons(p2) = [S, \{s4, s5\}, \{s3, s6\}, \{s4, s5\},...].$$

For trace t4, every prefix satisfies the consequences on p2 since each state in the trace is included in a corresponding label set for the I-path. Therefore t4 also satisfies p2. Accordingly model 101 strongly satisfies assertion graph 201.

The method for performing Generalized Symbolic Trajectory Evaluation (GSTE) proposed by Alok Jain, provides implication capabilities for determining

10

15

20

25

future state conditions from a set of initial state conditions. It is also desirable to ask why a set of state conditions occurred. In other words, what possible initial conditions and transitions could cause the system under analysis to end up in a given state? Such a capability is referred to as justification. Strong satisfiability, however, is inadequate for expressing justification properties, which are causes of effects, rather than effects of causes. As an example of a justification property, one might wish to assert the following: if the system enters state s1, and does not start in state s1, then at the time prior to entering state s1, the system must have been in state s0.

For one embodiment, Figure 2b depicts an assertion graph 202, which attempts to capture the justification property asserted in the above example. Edge 228 from vertex v1 to vertex v2 has an antecedent label {s1} corresponding to the effect portion of the property, and edge 227 from vertex v1 to vertex v1 has as a consequence label {s0} corresponding to the cause portion of the property. According to strong satisfiability as defined, the model 101 does not strongly satisfy the assertion graph 202.

For example, the antecedent and consequence labels for the only I-path, pI, of assertion graph 202 can be written

Ant(pl) =
$$[S, \{s1\}, S, S,...]$$
.
Cons(pl) = $[\{s0\}, S, S, S,...]$.

All traces t3 through t8 immediately fail the first consequence label on pl and yet all satisfy the first antecedent label on pl. Therefore traces t3 through t8 do not satisfy pl. Accordingly model 101 does not strongly satisfy assertion graph 202, and what has been demonstrated is that the method proposed by Alok Jain does not provide for justification. In fact, it is substantially impossible to provide for a justification capability within the semantic constraints used by prior STE and

042390.P9429

10

15

20

25

GSTE methods. Yet, intuitively, the justification property asserted in the above example is true for model 101. To overcome this discrepancy, a new definition of satisfiability is needed.

For one embodiment, a normal semantics for assertion graphs that provides for justification properties may be formally defined. To say that a trace, t, in a model, M, satisfies a path, p, in an assertion graph, G, under an edge labeling, L (denoted by $t \models_L p$), means that for every i greater than or equal to 1, the ith state in trace, t, is included in the set of states corresponding to the label of the ith edge in path, p.

To say that a state, s, satisfies an edge, e (denoted by s |= e), means that for every trace, t, starting from s and every path, p, starting from e, trace, t, satisfies path, p, under the consequence edge labeling, Cons, whenever trace, t, satisfies path, p, under the antecedent edge labeling, Ant.

To say that the model M satisfies assertion graph G (denoted by M |= G), means that for any edge e beginning at initial vertex vI in G, all states, s, in M satisfy edge e.

Based on the strong semantics and the normal semantics as defined above, it is true to say that if M strongly satisfies G then M satisfies G (expressed symbolically as M $\models_{\mathsf{STRONG}} \mathsf{G} \Rightarrow \mathsf{M} \models \mathsf{G}$) for any assertion graph G and any model M. For example, model 101 satisfies assertion graph 201 since model 101 strongly satisfies assertion graph 201.

Returning to examine assertion graph 202 according to the definition of normal satisfiability, the traces t1 and t2 satisfy the consequence labels of I-path pI, and therefore satisfy pI. The traces t3 through t8 all violate the second antecedent label of pI, since none of them enter state s1. Since the antecedent labels are not satisfied, the consequence labels need not be satisfied in order to

10

15

20

25

satisfy the I-path. Therefore t3 through t8 satisfy pl under the normal satisfiability definition. Accordingly, model 101 satisfies assertion graph 202 under the definition of normal satisfiability.

Therefore, for one embodiment, a normal semantics, herein disclosed, provides for assertion graphs, which are capable of expressing justification properties.

It will be appreciated that descriptions of models and assertion graphs, herein disclosed, can be modified in arrangement and detail by those skilled in the art without departing from the principles of the present invention within the scope of the accompanying claims. For example, one popular representation method from automata theory uses automatons, which include automata states, an initial automata state, and a set of state transitions, rather than assertion graphs, which include assertion graph components as described above. A path in an assertion graph is analogous to a run in an automaton, and it can be shown that there is an assertion graph corresponding to the automaton, such that a model satisfies the assertion graph if and only if the model satisfies the automaton.

The assertion graph can be seen as a monitor of the circuit, which can change over time. The circuit is simulated and results of the simulation are verified against consequences in the assertion graph. The antecedent sequence on a path selects which traces to verify against the consequences.

For one embodiment, a simulation relation sequence can be defined for model checking according to the strong satisfiability criteria defined above. For an assertion graph G and a model M=(Pre, Post), define a simulation relation sequence, Sim_n : $E\rightarrow P(S)$, mapping edges between vertices in G into state subsets in M as follows:

10

15

20

25

```
Sim_1(e) = Ant(e) if Head(e)=vI, otherwise 

Sim_1(e) = \{ \};

Sim_n(e) = Union (Sim_{n-1}(e), (Union_{for all e' such that Tail(e')=Head(e)} (Intersect (Ant(e), Post(Sim_{n-1}(e')))))), for all n>1.
```

In the simulation relation defined above, the nth simulation relation in the sequence is the result of inspecting every state sequence along every l-path of lengths up to n. For any n>1, a state s is in the nth simulation relation of an edge e if it is either in the n-1th simulation relation of e, or one of the states in its pre-image set is in the n-1th simulation relation of an incoming edge e', and state s is in the antecedent set of e. It will be appreciated that the Union operation and the Intersect operation may also be interpreted as the Join operation and the Meet operation respectively.

For one embodiment, Figure 3a illustrates a method for computing the simulation relation for a model and an assertion graph. Box 311 represents initially assigning an empty set to the simulation relation for all edges e in the assertion graph that do not begin at initial vertex vI, and initially assigning Ant(e) to the simulation relation for all edges e that do begin at initial vertex vI. Box 312 represents marking all edges in the assertion graph active. Box 313 represents testing the assertion graph to identify any active edges. If no active edges are identified, then the method is complete. Otherwise, an active edge, e, is selected and marked not active as represented by box 314. Box 315 represents recomputing the simulation relation for edge, e, by adding to the simulation relation for edge e, any states which are in both the antecedent set for edge e and the post-image set for the simulation relation of any incoming edge, e', to e. Box 316 represents testing the simulation relation for edge e to determine if it was changed by the recomputation. If it has changed, all outgoing edges from e

10

15

20

25

are marked as active, as represented by Box 317. In any case, the method flow returns to the test for active edges represented by Box 313.

For example, Figure 4 shows changes over time in the assertion graph 201 resulting from simulation of the model 101. Initially only edge 413 and edge 414 have state s2 and state s1, respectively, associated with them. In the first subsequent iteration, state s3 is added to edge 426 since s3 is in the post-image of {s1} in model 101 and in the antecedent set of edge 426 in assertion graph 201. Similarly s4 is added to edge 425. In the next iteration, s6 is added to edge 436 because it is in the post-image of {s4} and in the antecedent set of edge 436. State s5 is added to edge 435 because it is in the post-image of {s3} and in the antecedent set of edge 435. In the final iteration, no new states are added to any edge. Therefore a fixpoint solution is reached.

Comparing the final simulation relation for each edge, with the consequence set for that edge, indicates whether the model 101 strongly satisfies the assertion graph 201. Since {s1} of edge 444 is a subset of the consequence set S, edge 214 is satisfied. Since {s2} of edge 443 is a subset of the consequence set S, edge 213 is satisfied. Since {s4, s5} of edge 445 is a subset of the consequence set {s4, s5}, edge 215 is satisfied. Finally, since {s3, s6} of edge 446 is a subset of the consequence set {s3, s6}, edge 216 is satisfied. Therefore the final simulation relation indicates that model 101 strongly satisfies assertion graph 201.

In order to indicate normal satisfiability, a method is needed to propagate future antecedents backwards. For one embodiment, a method can be defined to strengthen the antecedent set of an edge e by intersecting it with the pre-image sets of antecedents on future edges. Since the strengthening method can

10

15

20

25

have rippling effects on the incoming edges to e, the method should be continued until no remaining antecedents can be propagated backwards.

for model checking according to the normal satisfiability criteria defined above. For an assertion graph G and a model M=(Pre, Post), define an antecedent strengthening sequence, $Ant_n: E \rightarrow P(S)$, mapping edges between vertices in G into state subsets in M as follows:

For one embodiment, an antecedent strengthening sequence can be defined

$$Ant_1(e) = Ant(e)$$
, and

In the antecedent strengthening sequence defined above, a state s is in the nth antecedent set of an edge e if it is a state in the n-1th antecedent set of e, and one of the states in a pre-image set of the n-1th antecedent set of an outgoing edge e'. Again, it will be appreciated that the Union operation and the Intersect operation may also be interpreted as the Join operation and the Meet operation respectively.

For one embodiment, Figure 3b illustrates a method for computing the strengthened antecedents for an assertion graph. Box 321 represents marking all edges in the assertion graph active. Box 322 represents testing the assertion graph to identify any active edges. If no active edges are identified, then the method is complete. Otherwise, an active edge, e, is selected and marked not active as represented by box 323. Box 324 represents recomputing the antecedent label for edge, e, by keeping in the antecedent label for edge e, any states that are already contained by the antecedent label for edge e and also contained by some pre-image set for the antecedent label of any edge, e', outgoing from e. Box 325 represents testing the antecedent label for edge e to

10

15

20

25

determine if it was changed by the recomputation. If it has changed, all incoming edges to e are marked as active, as represented by Box 326. In any case, the method flow returns to the test for active edges represented by Box 322.

For example, Figure 5a shows iterations of antecedent strengthening of graph 202 on model 101. The antecedent sets are shown for edges 517 as S and 518 as {s1}. Therefore the antecedent set for edge 527 is computed as the antecedent set for edge 517, S, intersected with the pre-image set of the antecedent set of outgoing edge 518, denoted Pre({s1}), which is {s0}. Thus the antecedent set of edge 527 is strengthened to {s0} and the antecedent sets for edges 528 and 529 are unchanged. In the final iteration, no antecedent sets are changed and so a fixpoint solution 502 is reached and the iterations are terminated.

Figure 5b shows the final simulation relation resulting from iterations of the method of Figure 3a performed on the antecedent strengthened assertion graph 502 and using model 101. Comparing the final simulation relation labels for each edge, with the consequence set for that edge (as shown in assertion graph 202) indicates whether the model 101 strongly satisfies the strengthened assertion graph 502. Since the simulation relation set {s0} of edge 547 is a subset of the consequence set {s0} of edge 227 and accordingly of edge 537, edge 537 is satisfied. Since the simulation relation set {s1} of edge 548 is a subset of the consequence set S of edge 228 and accordingly of edge 538, edge 538 is satisfied. Since the simulation relation set {s3, s5, s6} of edge 549 is a subset of the consequence set S of edge 229 and accordingly of edge 539, edge 539 is satisfied. Therefore model 101 strongly satisfies the antecedent strengthened assertion graph 502, but more importantly model 101 satisfies assertion graph 202 according to normal satisfiability as previously defined.

10

15

20

25

The fact that transition paths of infinite length are being considered does not mean that the list of possible antecedents will be infinite. Since the assertion graph describes a finite state machine, the number of permutations of those finite states is also finite. Therefore a fixpoint does exist and the monotonic methods of Figure 3a and Figure 3b are guaranteed to converge on their respective fixpoints and terminate, given a large enough set of finite resources.

For one embodiment, Figure 6a shows a method for computing the normal satisfiability of an assertion graph by a model. In block 611, the antecedent sets are strengthened for each edge in the assertion graph. In block 612, a fixpoint simulation relation is computed using the antecedent strengthened assertion graph. Finally in block 613, the simulation relation sets are compared to the consequence sets to see if, for each edge, the simulation relation set is a subset of the consequence set, which is the necessary condition for satisfiability.

For one embodiment, Figure 6b illustrates, in finer detail, a method of computing normal satisfiability. In block 621, the strengthened antecedent set fixpoint for each edge e (denoted Ant*(e)) in assertion graph G is computed. In block 622, a fixpoint simulation relation set for each edge e (denoted Sim*(e)) is computed using the strengthened antecedents computed for each edge in block 621. In block 623, the comparison is performed. First, the edges are marked active in block 624. Then a test is performed in block 625 to determine if any active edges remain to be compared. If not, the method is complete and the assertion graph is satisfied by the model. Otherwise, an active edge, e, is selected in block 626 and set to not active. In block 627, the simulation relation set, Sim*(e), is compared to see if it is a subset of the consequence set, Cons(e). If not, the assertion graph is not satisfied by the model. Otherwise the method

10

15

20

25

flow returns to the test at block 625 to determine if more edges remain to be compared.

For real-world finite-state systems, the number of states to be verified can be vary large and can contribute to a problem known as state explosion, which can, in turn, cause a failure of an automated verification process. One advantage of STE and GSTE, which perform computations in a lattice domain, is that they are less susceptible to state explosion. One lattice domain of interest is the set of all subsets of S, P(S) along with a subset containment relation, \subseteq . The subset containment relation defines a partial order between elements of P(S), with the empty set as a lower bound and S as an upper bound. The set P(S) together with the subset containment relation, \subseteq , are called a partially ordered system.

One important strength of trajectory evaluation based on lattice theory comes from abstraction. An abstraction maps the original problem space into a smaller problem space. For instance, a state trace is simply a record of the sequence of state transitions a system undergoes--during a simulation for example. Semantics for a language to describe all possible state transition sequences as disclosed can be easily understood by practitioners. A trajectory can be viewed as an abstraction of multiple state traces, which combines multiple possible state transition paths into equivalence class abstractions.

Therefore an elegant semantics for a language to describe all possible trajectories can be defined by combining the semantics for state transition sequences with an abstraction layer to describe trajectories.

For one embodiment an abstraction of the lattice domain $(P(S), \subseteq)$ onto a lattice domain (P, \subseteq_A) can be defined by an abstraction function A mapping P(S) onto P such that A maps the upper bound S of P(S) to the upper bound U of P; A maps a lattice point S0 to the lower bound Z of P if and only if S0 is the lower

10

15

20

25

bound of P(S), the empty set; A is surjective (onto); and A is distributive (e.g. $A(Union(\{s1, s2\}, \{s0\})) = Union(A(\{s1, s2\}), A(\{s0\})) = Union(S12, S0))$.

Figure 7 illustrates one embodiment of an abstraction function A. The lattice domain 718 is an abstraction of the lattice domain 711 through an abstraction function A, which maps cluster 713 including the upper bound {s0, s1, s2, s3, s4, s5, s6} of lattice domain 711 to the upper bound U of lattice domain 718; the lower bound of lattice domain 711 to the lower bound 717 of lattice domain 718; cluster 710 including lattice point {s0} to lattice point S0; cluster 712 including lattice points {s1}, {s2} and {s1, s2} to lattice point S12, cluster 714 including lattice points {s3}, {s4} and {s3, s4} to lattice point S34; and cluster 716 including lattice points {s5}, {s6} and {s5, s6} to lattice point S56.

A concretization of the lattice domain (P, \subseteq_A) back to the lattice domain $(P(S), \subseteq)$ can be defined by a concretization function A^- mapping P into P(S) such that A^- maps a lattice point S of P to the union of all subsets S, ..., S in P(S) for which P(S

Two important points with respect to abstractions are that the partial ordering among points in the original lattice domain are preserved in the abstract lattice domain, and that abstraction may cause potential information loss while concretization will not. For example in Figure 7, $A^{-}(A(\{s1\}))=\{s1, s2\} \supseteq \{s1\}$, but $A(A^{-}(S12))=A(\{s1,s2\})=S12$.

For one embodiment, a definition of a model M can be formally defined on a lattice domain (P, \subseteq) as a pair of monotonic transformers, Pre and Post, such that $Si \subseteq Pre(Post(Si))$ and that Post(Si)=Z if and only if Si=Z. The second condition ensures that the lower bound, which usually represents the empty set.

10

15

20

25

is properly transformed. An abstraction of M on a lattice domain (P_A, \subseteq_A) can be defined as M_Δ = $(Pre_\Delta, Post_\Delta)$ such that

 $A(Pre(Si)) \subseteq_A Pre_A(A(Si))$ and $A(Post(Si)) \subseteq_A Post_A(A(Si))$, for all Si in P.

For one embodiment, a finite sequence of lattice points of length, n, is called a finite trajectory, T, in the model M if it does not include the lower bound Z and it is true of every pair of lattice points, Si and Si+1, occurring in the ith and i+1th positions respectively in the sequence (i being contained within the closed interval [1,n-1]) that Si \subseteq Pre(Si+1) and Si+1 \subseteq Post(Si). An infinite trajectory is a sequence of lattice points, which satisfies the above conditions for all i greater or equal to 1. Intuitively a trajectory represents a collection of traces in the model.

An assertion graph G on a lattice domain (P, \subseteq) is defined as before except that the antecedent labeling and the consequence labeling map edges more generally to lattice points Si instead of state subsets. The abstraction of an assertion graph is straightforward. The abstracted assertion graph G_A is an assertion graph on a lattice domain (P_A, \subseteq_A) having the same vertices and edges as G and for the abstracted antecedent labeling Ant_A and the abstracted consequence labeling $Cons_A$, $Ant_A(e)=A(Ant(e))$ and $Cons_A(e)=A(Cons(e))$ for all edges e in the assertion graphs G_A and G.

If $A^{-}(A(Cons(e)))=Cons(e)$ for all edges e in G, then G is said to be truly abstractable and the unique abstraction G_A is said to be a true abstraction. If assertion graph G is truly abstractable, then the methods previously disclosed are sufficient for antecedent strengthening, determining strong satisfiability and determining normal satisfiability using model and assertion graph abstractions. For example if methods herein previously disclosed determine that an abstracted model M_A strongly satisfies a true abstraction G_A , then the original model M strongly satisfies the original assertion graph G, according to the strong

10

15

20

25

satisfiability criteria. Similarly, if methods herein previously disclosed determine that an abstracted model M_A satisfies a true abstraction G_A , then the original model M satisfies the original assertion graph G, according to the normal satisfiability criteria.

In general though, an arbitrary assertion graph G is not guaranteed to be truly abstractable. In such cases, using the previously disclosed methods on an abstracted model and an abstracted assertion graph are not guaranteed to indicate satisfiability of the original assertion graph G by the original model M.

For one embodiment, alternative methods provide true implications of strong satisfiability and of normal satisfiability from computations performed on abstracted models and abstracted assertion graphs, which are not necessarily true abstractions. One key observation is that $A^-(Sim_A^+(e)) \supseteq Sim^+(e)$. A second key observation is that $A^-(Ant_A^+(e)) \supseteq Ant^+(e)$. In other words the concretization function generates a conservative approximation of a fixpoint simulation relation from a fixpoint simulation relation abstraction and a conservative approximation of a fixpoint strengthened antecedent set from a fixpoint strengthened antecedent set abstraction.

Therefore a method may be constructed which would permit the possibility of false verification failures but would not permit a false indication of assertion graph satisfiability. A result from such a method may be referred to as implicit satisfiability.

For one embodiment, Figure 8a illustrates a method for implicit strong satisfiability using an abstracted simulation relation. In block 811, an abstraction M_A of model M is computed. In block 812 an abstraction G_A of assertion graph G is computed, which is not guaranteed to be a true abstraction of assertion graph G. In block 814, a simulation relation sequence is computed using the

042390.P9429

10

15

20

25

abstracted antecedents for all edges e in G_A . In block 815, the concretization function is used to conservatively approximate the original fixpoint simulation relation Sim*. In block 816, the conservative approximation (denoted Sim_C) of Sim* is compared to the original consequence set for each edge e in G. If for every edge e in G, $Sim_C(e) \subseteq Cons(e)$ then the original model M strongly satisfies the original assertion graph G.

For one embodiment, Figure 8b illustrates a method for implicit normal satisfiability using an abstracted simulation relation. In block 821, an abstraction M_A of model M is computed. In block 822 an abstraction G_A of assertion graph G is computed, which is not guaranteed to be a true abstraction of assertion graph G. In block 823, the abstracted antecedents of G_A are strengthened until a fixpoint is reached. In block 824, a simulation relation sequence is computed using the strengthened antecedents for all edges e in G_A . In block 825, the concretization function is used to conservatively approximate the original fixpoint simulation relation Sim*. In block 826, the conservative approximation (denoted Sim_C) of Sim* is compared to the original consequence set for each edge e in G. If for every edge e in G_A , Sim_C(e) \subseteq Cons(e) then the original model M satisfies the original assertion graph G according to the normal satisfiability criteria.

It will be appreciated that the methods herein disclosed may be modified in arrangement and detail by those skilled in the art without departing from the principles of these methods within the scope of the accompanying claims.

For example, Figure 8c illustrates for one alternative embodiment of a modified method for implicit normal satisfiability using an abstracted simulation relation. In block 833, the antecedents of an assertion graph G are strengthened until a fixpoint is reached. In block 831, an abstraction M_A of model M is computed. In block 832 an abstraction G_A of the antecedent strengthened

10

15

20

25

assertion graph G is computed. In block 834, a simulation relation sequence is computed using the abstracted strengthened antecedents for all edges e in G_A . In block 835, the concretization function is used to conservatively approximate the original fixpoint simulation relation Sim*. In block 836, the conservative approximation (denoted Sim_c) of Sim* is compared to the original consequence set for each edge e in G. If for every edge e in G, $Sim_c(e) \subseteq Cons(e)$ then the original model M satisfies the original assertion graph G according to the normal satisfiability criteria.

It will be appreciated that for many circuits or other finite state systems, there exists a family of properties related to a particular functionality. For example, an adder circuit may have scalar input values c1 and c2 and it may be desirable to verify that the adder output would be c1+c2 if a particular adder control sequence is satisfied. It will also be appreciated that the number of scalar input combinations is an exponential function of the number of input bits to the adder and therefore it would be tedious if not impractical to express each scalar property as an assertion graph and to verify them individually.

Previously, merging numerous scalar cases into one assertion graph has been problematic. A merged graph may have a size that is also an exponential function of the number of inputs if the merged graph cannot exploit shared structures. Alternatively a merged graph having a reasonable size may fail to verify a property if critical information is lost in lattice operations.

For one embodiment, a method for representing and verifying assertion graphs symbolically provides an effective alternative for verifying families of properties. Once an assertion graph can be adequately represented symbolically, a symbolic indexing function provides a way of identifying assignments to Boolean variables with particular scalar cases. Formally defining

042390.P9429

10

15

a class of lattice domains based on symbolic indexing functions, provides an efficient symbolic manipulation technique using BDDs. Therefore previously disclosed methods for antecedent strengthening, abstraction, computing simulation relations, verifying satisfiability and implicit satisfiability may be extended to assertion graphs that are symbolically represented.

For one embodiment, an m-ary symbolic extension of a lattice domain (P, \subseteq) can be set forth as a set of symbolic indexing functions $\{B^m \to P\}$ where B^m is the m-ary Boolean product. A symbolic indexing function I in $\{B^m \to P\}$ encodes a group of points on the lattice such that each point is indexed by a particular m-ary Boolean value as follows:

$$I(\underline{x}) = OR_{for \underline{b} in B^m} ((\underline{x} = \underline{b}) AND (I(\underline{b})),$$

where \underline{x} denotes (x1, x2,..., xm), \underline{b} denotes (b1, b2,..., bm) and ($\underline{x} = \underline{b}$) denotes ((x1 = b1) AND (x2 = b2) AND ... AND (xm = bm)).

A symbolic indexing function I1 is less than or equal to a symbolic indexing function I2, denoted $I1(\underline{x}) \subseteq_S I2(\underline{x})$, if and only if for all \underline{b} in B^m , $I1(\underline{b}) \subseteq I2(\underline{b})$.

For one embodiment, a symbolic extension of a model M = (Pre, Post) on a lattice domain (P, \subseteq) can be set forth as a pair of transformers, Pre_s and $Post_s$, on the lattice domain ($\{B^m \to P\}, \subseteq_s$) such that

$$Pre_{S}(I(\underline{x})) = OR_{for \underline{b} in B^{m}} ((\underline{x} = \underline{b}) AND Pre(I(\underline{b})), and$$

Post_S(
$$I(\underline{x})$$
) = OR_{for \underline{b} in B^m ($(\underline{x} = \underline{b})$ AND Post($I(\underline{b})$),}

for every $I(\underline{x})$ in the set of symbolic indexing functions $\{B^m \to P\}$. Such a symbolic extension $M_s = (Pre_s, Post_s)$ is called a model on the finite symbolic lattice domain $(\{B^m \to P\}, \subseteq_s)$.

As an example of a symbolic lattice domain, Figure 9 depicts part of a unary symbolic lattice domain. The unary symbolic indexing funtion

10

15

20

25

 $I(\underline{x}) = \neg x \text{ AND S1 OR } x \text{ AND S2}$

encodes two points S1 and S2 on the lattice domain 901. The symbolic indexing function 902 indexes S1 when x=0 corresponding to lattice point 903 and indexes S2 when x=1 corresponding to lattice point 904.

Figure 10 shows a model 1001 on a lattice domain (P, ⊆). The model 1001 has state subsets corresponding to lattice points S1, S2, S3, S4, and S5. In addition lattice lower bound 1007 corresponds to the empty set of states, and lattice upper bound 1005 corresponds to all state subsets containing one or more of S1, S2, S3, S4, and S5. The model 1001 has non-trivial transitions (S1, S3), (S2, S4), (S3, S5), (S4, S5) and (S5, S5).

For one embodiment, an assertion graph G_s on a symbolic lattice domain $(\{B^m \to P\}, \subseteq_s)$ can be set forth as a mapping $G_s(\underline{b})$ of m-ary boolean values \underline{b} in B^m to scalar instances of assertion graph G_s on the original lattice domain (P, \subseteq) such that for the symbolic antecedent labeling Ant_s and the symbolic consequence labeling $Cons_s$,

$$Ant_s(\underline{b})(e) = Ant_s(e)(\underline{b})$$
, and

$$Cons_s(\underline{b})(e) = Cons_s(e)(\underline{b}),$$

for all edges e in the assertion graph G_s . Figure 11a shows two assertion graphs, 1101 and 1102, on a lattice domain (P, \subseteq) and an assertion graph 1103 on the unary symbolic lattice domain 901 that symbolically encodes assertion graphs 1101 and 1102. For example, edge 1137 in assertion graph 1103 encodes edge 1117 in assertion graph 1101 for x=0 and edge 1127 for x=1.

The vertices V_s of an assertion graph G_s on a symbolic lattice domain $(\{B^m \to P\} \subseteq_s)$ can be set forth as a surjective, one-to-one vertex encoding function $V_s(\underline{b})$ of m-ary boolean values \underline{b} in B^m to vertices $V \cup \{v_{undef}\}$ in the scalar instance $G_s(\underline{b})$ on the original lattice domain (P, \subseteq) .

10

15

20

25

A symbolic indexing funtion for the symbolic antecedent labeling is

$$Ant_s(\underline{v}, \underline{v'}) = OR_{for \underline{b}, \underline{b'} in B^m} ((\underline{v} = \underline{b}) AND Ant_s(V_s(\underline{b}), V_s(\underline{b'}))),$$

where $\operatorname{Ant}_S(V_S(\underline{b}), V_{\text{undef}}) = Z$ for any \underline{b} in B^m . By introducing two vertex encoding variables u1 and u2 to encode the vertices vI, v1, v2, and the undefined vertex V_{undef} as $(\neg u1 \land \neg u2)$, $(\neg u1 \land u2)$, $(u1 \land u2)$, and $(u1 \land \neg u2)$ respectively, the symbolic antecedent encoding function for assertion graph 1103 becomes

A symbolic indexing function for the symbolic consequence labeling is

$$Cons_{S}(\underline{v},\underline{v'}) = OR_{for}\,\underline{b},\,\underline{b'}\,\text{in B}^{\text{m}}\,\left((\underline{v}=\underline{b})\,\,\text{AND Ant}_{S}(V_{S}(\underline{b}),\,V_{S}(\underline{b'}))\right),$$

where $Cons_S(V_S(\underline{b}), v_{undef}) = Z$ for any \underline{b} in B^m . According to the two variable vertex encoding described above, the symbolic consequence encoding function for assertion graph 1103 becomes

$$\begin{aligned} \text{Cons}_{s}(\underline{v},\underline{v'}) &= (\neg u1 \land \neg u2 \land \neg u1' \land u2') \land U \lor \\ &\quad (\neg u1 \land u2 \land u1' \land u2') \land U \lor \\ &\quad (u1 \land u2 \land u1' \land u2') \land S5 \\ &= (\neg u1 \land u2' \land (\neg u2 = u1')) \land U \lor (u1 \land u2 \land u1' \land u2') \land S5. \end{aligned}$$

Given a model M_s on the symbolic lattice domain ($\{B^m \to P\}$, \subseteq_s), and an assertion graph G_s on the symbolic lattice domain ($\{B^m \to P\}$, \subseteq_s) having edges (\underline{v} , \underline{v}) and (\underline{v} , \underline{v}) where \underline{v} denotes the successors of \underline{v} , and \underline{v} denotes the predecessors of \underline{v} , a method to symbolically compute the simulation relation sequence of G_s can be formally defined. For one embodiment, a symbolic simulation relation sequence $Sim_s(\underline{v},\underline{v})$ can be defined for model checking according to the strong satisfiability criteria as follows:

 $Sim_{S1}(\underline{v}, \underline{v'}) = (initE(\underline{v}, \underline{v'}) AND U) Meet_S Ant_S(\underline{v}, \underline{v'})$

where initE is a Boolean predicate for the set of edges outgoing from vI, and

$$Sim_{Sn}(\underline{v}, \underline{v'}) = Join_S (Sim_{Sn-1}(\underline{v}, \underline{v'}), (Join_S for all b in Bm))$$

$$\mathsf{Meet}_{S}\ (\mathsf{Ant}(\underline{v},\,\underline{v'}),\,\mathsf{Post}_{S}(\mathsf{Sim}_{Sn\text{--}1}(\underline{v}^{\text{-}},\,\underline{v}))))[\underline{b}/\underline{v}^{\text{-}}]\)),\,\mathsf{for}\ \mathsf{all}\ n{>}1$$

where $Join_s$ and $Meet_s$ are the join, \cup_s , and meet, \cap_s , operators for the symbolic lattice domain ($\{B^m \to P\}, \subseteq_s$) and $[\underline{b}/\underline{v}]$ denotes replacing each occurrence of \underline{v} in the previous expression with \underline{b} .

For one embodiment, Figure 12a illustrates a method for computing the simulation relation for a model and an assertion graph on the symbolic lattice domain ($\{B^m \to P\}, \subseteq_s$). Box 1211 represents initially assigning

$$Z = (initE(\underline{v}, \underline{v'}) \wedge U) \cap_{S} Ant_{S}(\underline{v}, \underline{v'})$$

to the simulation relation for all edges $(\underline{v}, \underline{v'})$ in the assertion graph that do not begin at initial vertex vI, and initially assigning

$$\mathsf{Ant}_{\mathtt{S}}(\underline{\mathtt{v}},\,\underline{\mathtt{v}'}) = (\mathsf{initE}(\underline{\mathtt{v}},\,\underline{\mathtt{v}'}) \wedge \mathsf{U}) \cap_{\mathtt{S}} \mathsf{Ant}_{\mathtt{S}}(\underline{\mathtt{v}},\,\underline{\mathtt{v}'})$$

- to the simulation relation for all edges (<u>v</u>, <u>v'</u>) that do begin at initial vertex vI. Box 1215 represents recomputing the simulation relation for edge (<u>v</u>, <u>v'</u>) by adding to the simulation relation for edges (<u>v</u>, <u>v'</u>), any states which are in both the antecedent set for edges (<u>v</u>, <u>v'</u>) and the post-image set for the simulation relation of any incoming edges (<u>v</u>, <u>v</u>) to (<u>v</u>, <u>v'</u>) produced by substituting any <u>b</u> in B^m for <u>v</u>.
- Box 1216 represents testing the simulation relation labeling for edges (<u>v</u>, <u>v'</u>) to determine if it was changed by the recomputation. If it has changed, the method flow returns to the recomputation of simulation relation for edges (<u>v</u>, <u>v'</u>), represented by Box 1215. Otherwise a fixpoint has been reached and the method terminates at box 1216.
- Using the method disclosed above for computing the simulation relation for a model and an assertion graph on the symbolic lattice domain ($\{B^m \to P\}, \subseteq_s$), the

15

20

25

simulation relation $Sim_s(\underline{v}, \underline{v'})$ can be computed. In the first iteration the simulation relation becomes

$$Sim_{S1}(\underline{v}, \underline{v'}) = (\neg u1 \land \neg u2 \land \neg u1' \land u2') \land (\neg x \land S1 \lor x \land S2).$$

In the second iteration the simulation relation becomes

5
$$\operatorname{Sim}_{s2}(\underline{v},\underline{v'}) = (\neg u1 \land \neg u2 \land \neg u1' \land u2') \land (\neg x \land S1 \lor x \land S2) \lor (\neg u1 \land u2 \land u1' \land u2') \land (\neg x \land S3 \lor x \land S4).$$

In the third iteration the simulation relation becomes

$$\begin{aligned} \text{Sim}_{\text{S3}}(\underline{v},\,\underline{v'}) &= (\neg u1 \land \neg u2 \land \neg u1' \land u2') \land (\neg x \land S1 \lor x \land S2) \lor \\ & (\neg u1 \land u2 \land u1' \land u2') \land (\neg x \land S3 \lor x \land S4) \lor \\ & (u1 \land u2 \land u1' \land u2') \land S5. \end{aligned}$$

Finally in the fourth iteration the simulation relation becomes

$$Sim_{S4}(\underline{v}, \underline{v'}) = Sim_{S3}(\underline{v}, \underline{v'})$$

resulting in termination of the method. Figure 11b shows the simulation relation 1004 for assertion graph 1103 on the unary symbolic extension of model 1001.

For edge 1147, the fixpoint simulation relation is $Sim_s(v1, v1) = \neg x \land S1 \lor x \land S2$. For edge 1148, the fixpoint simulation relation is $Sim_s(v1, v2) = \neg x \land S3 \lor x \land S4$, and for edge 1149, the fixpoint simulation relation is $Sim_s(v2, v2) = S5$.

Comparing the simulation relation for each edge, with the consequence for that edge indicates whether the symbolic extension of model 1001 strongly satisfies assertion graph 1103. It will be appreciated that a containment comparison may be interpreted and also performed in a variety of ways, for example: by inspection to see if each element in a set Sj is also in a set Sk, or by testing if Sj intersected with Sk equals Sj, or by a computing a logical operation on Boolean expressions Sj and Sk such as ¬Sj ∨ Sk.

Since the simulation relation label $\neg x \land S1 \lor x \land S2$ of edge 1147 is contained by the consequence label U, edge 1137 is satisfied. Since the simulation

10

15

20

25

relation label $\neg x \land S3 \lor x \land S4$ of edge 1148 is contained by the consequence label U, edge 1138 is satisfied. Finally since the simulation relation label S5 of edge 1149 is contained by the consequence label S5, edge 1139 is satisfied.

Therefore the final simulation relation indicates that symbolic extension of model 1001 strongly satisfies assertion graph 1103 on the symbolic lattice domain $(\{B^m \to P\}, \subseteq_S)$. Intuitively this means that the model 1001 strongly satisfies both assertion graphs 1101 and 1102 on the lattice domain (P, \subseteq) .

Accordingly, by applying previously disclosed methods, for example, of Figure 6a or of Figure 8b, symbolic model checking can be performed using the normal satisfiability criteria if a strengthened antecedent sequence can be computed symbolically.

For one embodiment, an antecedent strengthening sequence $\operatorname{Ant}_S(\underline{v}^{\cdot},\underline{v})$ can be defined for model checking according to the normal satisfiability criteria as follows:

$$\begin{aligned} & \mathsf{Ant}_{\mathbb{S}_1}(\underline{\mathsf{v}}^{\scriptscriptstyle{\mathsf{T}}},\,\underline{\mathsf{v}}) = \mathsf{Ant}_{\mathbb{S}}(\underline{\mathsf{v}}^{\scriptscriptstyle{\mathsf{T}}},\,\underline{\mathsf{v}}),\,\,\mathsf{and} \\ & \mathsf{Ant}_{\mathbb{S}_n}(\underline{\mathsf{v}}^{\scriptscriptstyle{\mathsf{T}}},\,\underline{\mathsf{v}}) = \mathsf{Meet}_{\mathbb{S}}\,\,(\mathsf{Ant}_{\mathbb{S}_{n-1}}(\underline{\mathsf{v}}^{\scriptscriptstyle{\mathsf{T}}},\,\underline{\mathsf{v}}),\,\,(\mathsf{Join}_{\mathbb{S}\,\,\mathsf{for\,\,all}\,\,\underline{\mathsf{b}}\,\,\mathsf{in}\,\,\mathsf{Bm}} \\ & \qquad \qquad \mathsf{Pre}_{\mathbb{S}}(\mathsf{Sim}_{\mathbb{S}_{n-1}}(\underline{\mathsf{v}},\,\underline{\mathsf{v}}'))[\mathsf{b}/\underline{\mathsf{v}}']\,\,)),\,\,\mathsf{for\,\,all}\,\,\mathsf{n}{>}1. \end{aligned}$$

For one embodiment, Figure 12b illustrates a method for computing the strengthened antecedents for an assertion graph on a symbolic lattice domain. In box 1221 all edges in the assertion graph have their original antecedent label values. Box 1224 represents recomputing the symbolic antecedent label for edges $(\underline{v}^-, \underline{v})$, by keeping in the antecedent label for edges $(\underline{v}^-, \underline{v})$, any states that are already contained by the symbolic antecedent label for edges $(\underline{v}^-, \underline{v})$ and also contained by some pre-image set for the antecedent label of edges $(\underline{v}^-, \underline{v})$, outgoing from $(\underline{v}^-, \underline{v})$ and formed by substituting any \underline{b} in B^m for \underline{v}^- . Box 1225 represents testing the symbolic antecedent labeling for edges $(\underline{v}^-, \underline{v})$ to

10

15

20

determine if it was changed by the recomputation. If it has changed, the method flow returns to the recomputation represented by Box 1224. Otherwise a fixpoint has been reached and the method terminates at Box 1225.

Accordingly, antecedent strengthening may be applied to symbolic model checking to provide normal satisfiability and therefore satisfiability of justification properties on the symbolic lattice domain ($\{B^m \to P\}, \subseteq_s$). It will be appreciated that the methods disclosed herein may be applied orthogonally in combination, thereby producing an exponential number of embodiments according to the combination of disclosed methods.

An assertion graph can be specified in an assertion graph language manually but with a assertion graph language as disclosed, it can also be derived automatically from a high level description, for example, from a register transfer language (RTL) description. Using such an assertion graph language, an assertion graph can also be derived directly from a circuit description.

Both methods for automatically deriving assertion graphs are potentially useful. For instance, if a particular RTL description and a corresponding circuit are very complex, manually generating an assertion graph may be prone to errors, but two assertion graphs could be automatically generated, one from the RTL description and one from the circuit design and the two assertion graphs can then be checked for equivalency. A more typical scenario, though, would be to automatically generate the assertion graph from an RTL description and then to drive the equivalence verification of the RTL description and the circuit description through circuit simulation as previously described.

It will also be appreciated that the methods herein disclosed or methods substantially similar to those herein disclosed may be implemented in one of many programming languages for performing automated computations including

25

10

15

20

25

but not limited to simulation relation sequences, antecedent strengthening sequences and assertion graph satisfiability using high-speed computing devices.

For example, Figure 13 illustrates a computer system to perform computations, for one such embodiment. Computer system 1322 is connectable with various storage, transmission and I/O devices to receive data structures and programmed methods. Representative data structures 1301 may include but are not limited to RTL descriptions 1311, assertion graphs 1312, and finite state models 1313. Representative programmed methods 1302 may include but are not limited to symbolic indexing programs 1314, simulation relation programs 1315, antecedent strengthening programs 1316, and satisfiability programs 1317. Components of either or both of the data structures and programmed methods may be stored or transmitted on devices such as removable storage disks 1325, which may be accessed through an access device 1326 in computer system 1322 or in a storage serving system 1321. Storage serving system 1321 or computer system 1322 may also include other removable storage devices or non-removable storage devices suitable for storing or transmitting data structures 1301 or programmed methods 1302. Component data structures and programmed methods may also be stored or transmitted on devices such as network 1324 for access by computer system 1322 or entered by users through I/O device 1323. It will be appreciated that systems such as the one illustrated are commonly available and widely used in the art of designing finite state hardware and software systems. It will also be appreciated that the complexity. capabilities, and physical forms of such design systems improves and changes rapidly, and therefore understood that the design system illustrated is by way of example and not limitation.

The above description is intended to illustrate preferred embodiments of the present invention. From the discussion above it should also be apparent that the invention can be modified in arrangement and detail by those skilled in the art without departing from the principles of the present invention within the scope of the accompanying claims.

IN THE CLAIMS

What is claimed is:

1	1.	A computer software product including one or more recordable media having
2		executable instructions stored thereon which, when executed by a processing
3		device, causes the processing device to:
4		initialize a symbolic simulation relation for an assertion graph on a first
5		symbolic lattice domain.
1	2.	The computer software product recited in Claim 1 wherein initializing the
2		symbolic simulation relation comprises causing the processing device to:
3		join a Boolean predicate for an outgoing edge from an initial vertex in the
4		assertion graph with a symbolic antecedent labeling of an edge in the
5		assertion graph.
1	3.	The computer software product recited in Claim 2 wherein the symbolic
2		antecedent labeling comprises a symbolic indexing function to encode a
3		plurality of antecedent labels for a plurality of assertion graph instances,
4		having at least one assertion graph instance on a second lattice domain
5		different from the first symbolic lattice domain.
1	4.	The computer software product recited in Claim 1 wherein the assertion
2		graph on the first symbolic lattice domain is configurable to express a
3		justification property to verify by computing the symbolic simulation relation.
1	5.	The computer software product recited in Claim 4 which, when executed by a
2		processing device, further causes the processing device to:
3		compute the symbolic simulation relation for the assertion graph on the
4		first symbolic lattice domain; and

5

check the symbolic simulation relation to verify a plurality of properties

- 6 expressed by a plurality of assertion graph instances, having at least one 7 assertion graph instance on a second lattice domain different from the first 8 symbolic lattice domain. 1 6. The computer software product recited in Claim 1 which, when executed by a 2 processing device, further causes the processing device to: 3 compute the symbolic simulation relation for the assertion graph on the 4 first symbolic lattice domain; and 5 compare the symbolic simulation relation to a symbolic consequence 6 labeling for the edge for the assertion graph on the first symbolic lattice 7 domain. 1 7. The computer software product recited in Claim 6 wherein computing the 2 symbolic simulation relation comprises causing the processing device to: 3 join the symbolic simulation relation for the assertion graph on the first 4 symbolic lattice domain, to any states that are contained by a symbolic 5 antecedent for a first plurality of edges of the assertion graph on the first 6 symbolic lattice domain and also contained by a symbolic post-image for a 7 second plurality of edges incoming to the first plurality of edges. 1 The computer software product recited in Claim 1 which, when executed by a 2 processing device, further causes the processing device to: 3 compute the symbolic simulation relation for the assertion graph on the 4 first symbolic lattice domain to verify the assertion graph according to a 5 normal satisfiability criteria.
- 1 9. A method comprising:
- initializing a symbolic simulation relation for an assertion graph on a first
 symbolic lattice domain.

ı	to. The method recited in Ciaim 9 wherein initializing the symbolic simulation
2	relation comprises:
3	joining a Boolean predicate for an outgoing edge from an initial vertex in
4	the assertion graph with a symbolic antecedent labeling of an edge in the
5	assertion graph.
1	11. The method recited in Claim 10 wherein the symbolic antecedent labeling
2	comprises a symbolic indexing function to encode a plurality of antecedent
3	labels for a plurality of assertion graph instances, having at least one
4	assertion graph instance on a second lattice domain different from the first
5	symbolic lattice domain.
1	12. The method recited in Claim 9 further comprising:
2	computing the symbolic simulation relation for the assertion graph on the
3	first symbolic lattice domain; and
4	comparing the symbolic simulation relation to a symbolic consequence
5	labeling for the edge for the assertion graph on the first symbolic lattice
6	domain.
1	13. The method recited in Claim 12 wherein computing the symbolic simulation
2	relation comprises:
3	joining the symbolic simulation relation for the assertion graph on the first
4	symbolic lattice domain, to any states that are contained by a symbolic
5	antecedent for a first plurality of edges of the assertion graph on the first
6	symbolic lattice domain and also contained by a symbolic post-image for a
7	second plurality of edges incoming to the first plurality of edges.
1	14. The method recited in Claim 9 wherein the assertion graph on the first
2	symbolic lattice domain is configurable to express a justification property to
3	verify through computing the symbolic simulation relation.

1	15. The method recited in Claim 14 further comprising:
2	computing the symbolic simulation relation for the assertion graph on the
3	first symbolic lattice domain; and
4	checking the symbolic simulation relation to verify a plurality of properties
5	expressed by a plurality of corresponding assertion graph instances, having
6	at least one assertion graph instance on a second lattice domain different
7	from the first symbolic lattice domain.
1	16.A method comprising:
2	specifying a justification property with an assertion graph.
1	17. The method recited in Claim 16 wherein the assertion graph is on a first
2	symbolic lattice domain; and the justification property is expressed by one of
3	a plurality of instances of the assertion graph, at least one assertion graph
4	instance on a second lattice domain different from the first symbolic lattice
5	domain.
1	18. The method recited in Claim 17 further comprising:
2	computing a symbolic simulation relation for the assertion graph on the
3	first symbolic lattice domain; and
4	checking the symbolic simulation relation with a symbolic consequence
5	labeling for the assertion graph on the first symbolic lattice domain according
6	to a normal satisfiability criteria.
1	19.A method comprising:
2	merging a plurality of properties in an assertion graph on a first symbolic
3	lattice domain by using a symbolic labeling.
1	20. The method recited in Claim 19 wherein the symbolic labeling comprises a
2	symbolic indexing function to encode a plurality of labels for a plurality of

symbolic indexing function to encode a plurality of labels for a plurality of

3	assertion graph instances, having at least one assertion graph instance on a
4	second lattice domain different from the first symbolic lattice domain.
1	21.A formal verification method comprising:
2	defining an assertion graph including an antecedent label and a
3	consequence label;
4	simulating a finite state system having an initial state condition or an input
5	to generate a subsequent state condition or an output;
6	comparing the initial state condition or the input to any antecedent along
7	an infinite transition path through the assertion graph to identify any
8	antecedent violation; and
9	comparing the subsequent state condition or the output to the
10	consequence if no antecedent violation was identified.
1	22.A verification system comprising:
2	means for initializing a symbolic simulation relation for an assertion graph
3	on a first symbolic lattice domain.
1	23. The verification system of Claim 22 wherein the means for initializing the
2	symbolic simulation relation comprises:
3	means for joining a Boolean predicate for an outgoing edge from an initial
4	vertex in the assertion graph with a symbolic antecedent labeling of an edge
5	in the assertion graph.
1	24. The verification system of Claim 23 wherein the symbolic antecedent labeling
2	comprises a symbolic indexing function to encode a plurality of antecedent
3	labels for a plurality of assertion graph instances, having at least one
4	assertion graph instance on a second lattice domain different from the first
5	symbolic lattice domain.

1	25. The verification system of Claim 22 further comprising:
2	means for computing the symbolic simulation relation for the assertion
3	graph on the first symbolic lattice domain; and
4	means for comparing the symbolic simulation relation to a symbolic
5	consequence labeling for the edge for the assertion graph on the first
6	symbolic lattice domain.
1	26. The method recited in Claim 25 wherein the means for computing the
2	symbolic simulation relation comprises:
3	means for joining into what is already contained by the symbolic
4	simulation relation for the assertion graph on the first symbolic lattice domain,
5	any states that are contained by a symbolic antecedent for a first plurality of
6	edges of the assertion graph on the first symbolic lattice domain and also
7	contained by a symbolic post-image for a second plurality of edges incoming
8	to the first plurality of edges.
1	27. The verification system of Claim 9 wherein the assertion graph on the first
2	symbolic lattice domain is configurable to express a justification property to
3	verify through computing the symbolic simulation relation.
1	28. The verification system of Claim 27 further comprising:
2	means for computing the symbolic simulation relation for the assertion
3	graph on the first symbolic lattice domain; and
4	means for checking the symbolic simulation relation to verify a plurality of
5	properties expressed by a plurality of corresponding assertion graph
6	instances, having at least one assertion graph instance on a second lattice
7	domain different from the first symbolic lattice domain.
1	29. A verification system comprising:
2	means for specifying a justification property with an assertion graph.

- 30. The verification system of Claim 29 wherein the assertion graph is on a first
 symbolic lattice domain; and the justification property is expressed by one of
- a plurality of instances of the assertion graph, at least one assertion graph
- 4 instance on a second lattice domain different from the first symbolic lattice
- 5 domain.

10

15

ABSTRACT OF THE DISCLOSURE

Methods for formal verification of circuits and other finite-state systems are disclosed. Formal definitions and semantics are disclosed for a model of a finitestate system, an assertion graph to express properties for verification. and satisfiability criteria for specification and automated verification of forward implication properties and backward justification properties. A method is also disclosed to compute a simulation relation sequence ending with a simulation relation fixpoint, which can be compared to a consequence labeling for each edge of an assertion graph to verify implication properties and justification properties according to the formal semantics. A method for representing and verifying assertion graphs symbolically is disclosed that provides an effective alternative for verifying families of properties. A symbolic indexing function provides a way of identifying assignments to Boolean variables with particular scalar cases. Formally defining a class of lattice domains based on symbolic indexing functions, provides an efficient symbolic manipulation technique using BDDs. Other methods and techniques are also disclosed herein, which provide for fuller utilization of the claimed subject matter.

FIG. 1a




FIG. 1b





FIG. 1c



 $a_0 := NOT busy AND (input = B)$

a₁:=busy

a₂:=NOT stall

as:=stall

 $C_2 := (output = F(B))$

FIG. 2a




FIG. 2b




FIG. 3a




FIG. 3b




FIG. 4 V 1 **^414** {S₁} Ø **γ**₁(Ø {S₂} 413 V 1 424 ²426 {S₁} {S4} $\{s\,z\}$ Vi 425 $\{S_2\}$ **423**. V 2 V 1 ^ 434 436 {S₁} {S3, S6} {S4, S5} V1(435 $\{S_2\}$ **433**./ V 2 V 1 444 **446** {S₁}

Vı (

443

{S4, S5}

V 2

 $\{S_2\}$

{S3, S6}

445




FIG. 5b




FIG. 6a


613

Strengthen antecedents for all edges in assertion graph G.


Compute simulation relation using the strengthened antecedents for all edges in assertion graph G.

of each edge as a subset of consequence set of each edge.

FIG. 6b



The first fine of the first of






FIG. 8b 821 Abstract model M to obtain M_A . 822 Abstractassertion graph G to obtain G_A. 823 Strengthen antecedents for all edges in assertion graph GA to obtain Ant_A*. 824 Compute simulation relation using the strengthened antecedents for all edges in assertion graph G_A to obtain SimA*. 825 Concretize Sim_A* to obtain $Sim_c \supseteq Sim^*$. 826 Compare Sim_c (e) of each edge e as a subset of consequence set Cons(e) of each edge e.

FIG. 8c




FIG. 9





FIG. 10






FIG. 11b




FIG. 12a






FIG. 12b



that the test term with the test

FIG. 13



<u>DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION</u> (FOR <u>INTEL CORPORATION</u> PATENT APPLICATIONS)

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below, next to my name.

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

"METHODS FOR FORMAL VERIFICATION ON A SYMBOLIC LATTICE DOMAIN"

the specificatio	n of which		
<u>X</u>	is attached hereto.		
	was filed on	as	
	United States Application Number		
	or PCT International Application Number		
	and was amended on		
		pplicable)	

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above. I do not know and do not believe that the claimed invention was ever known or used in the United States of America before my invention thereof, or patented or described in any printed publication in any country before my invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, and that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months (for a utility patent application) or six months (for a design patent application) prior to this application.

I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d), of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)	1		Priori <u>Claim</u>	
(Number)	(Country)	(Day/Month/Year Filed)	Yes	No
(Number)	(Country)	(Day/Month/Year Filed)	Yes	No
(Number)	(Country)	(Day/Month/Year Filed)	Yes	No
I hereby claim the benefit u provisional application(s) lis		es Code, Section 119(e) of an	y United	States
Application Number	Filing Date			
Application Number	Filing Date			
application(s) listed below a is not disclosed in the prior of Title 35, United States C known to me to be material	and, insofar as the subject United States application ode, Section 112, I acknow to patentability as defined a available between the fili	es Code, Section 120 of any L matter of each of the claims in the manner provided by the wledge the duty to disclose al in Title 37, Code of Federal ng date of the prior applicatio	of this ap e first par I informa Regulatio	plication agraph tion ons,
Application Number	Filing Date	Status patented, pending	, abando	ned
Application Number	Filing Date	Status patented, pending	, abando	ned

I hereby appoint the persons listed on Appendix A hereto (which is incorporated by reference and a part of this document) as my respective patent attorneys and patent agents, with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.					
Send correspondence to Michael J. Mallie , BLAKELY, SOKOLOFF, TAYLOR & (Name of Attorney or Agent) ZAFMAN LLP, 12400 Wilshire Boulevard 7th Floor, Los Angeles, California 90025 and direct telephone calls to Michael J. Mallie , (408) 720-8300. (Name of Attorney or Agent)					
I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.					
Full Name of Sole/First Inver	ntor <u>Jin Yang</u>				
Inventor's Signature		Date			
Residence	City, State)	Citizenship	(Country)		
Post Office Address					
Full Name of Second/Joint Ir	nventor				
Inventor's Signature		Date			
Residence		Citizenship			
Residence(C	ity, State)		(Country)		
Post Office Address					
Full Name of Third/Joint Inve	entor				
Inventor's Signature		Date			
Residence		Citizenship			
(0	Dity, State)		(Country)		
Post Office Address					

INTEL CORPORATION

APPENDIX A

William E. Alford, Reg. No. 37,764; Farzad E. Amini, Reg. No. P42,261; Aloysius T. C. AuYeung, Reg. No. 35,432; William Thomas Babbitt, Reg. No. 39,591; Carol F. Barry, Reg. No. 41,600; Jordan Michael Becker, Reg. No. 39,602; Lisa N. Benado, Reg. No. 39,995; Bradley J. Bereznak, Reg. No. 33,474; Michael A. Bernadicou, Reg. No. 35,934; Roger W. Blakely, Jr., Reg. No. 25,831; R. Alan Burnett, Reg. No. 46,149; Gregory D. Caldwell, Reg. No. 39,926; Andrew C. Chen, Reg. No. 43,544; Thomas M. Coester, Reg. No. 39,637; Donna Jo Coningsby, Reg. No. 41,684; Florin Corie, Reg. No. 46,244; Dennis M. deGuzman, Reg. No. 41,702; Stephen M. De Klerk, Reg. No. P46,503; Michael Anthony DeSanctis, Reg. No. 39,957; Daniel M. De Vos, Reg. No. 37,813; Robert Andrew Diehl, Reg. No. 40,992; Sanjeet Dutta, Reg. No. P46,145; Matthew C. Fagan, Reg. No. 37,542; Tarek N. Fahmi, Reg. No. 41,402; George Fountain, Reg. No. 37,374; Paramita Ghosh, Reg. No. 42,806; James Y. Go, Reg. No. 40,621; Libby N. Ho, Reg. No. P46,774; James A. Henry, Reg. No. 41,064; Willmore F. Holbrow III, Reg. No. P41,845; Sheryl Sue Holloway, Reg. No. 37,850; George W Hoover II, Reg. No. 32,992; Eric S. Hyman, Reg. No. 30,139; William W. Kidd, Reg. No. 31,772; Sang Hui Kim, Reg. No. 40,450; Walter T. Kim, Reg. No. 42,731; Eric T. King, Reg. No. 44,188; Erica W. Kuo, Reg. No. 42,775; George Brian Leavell, Reg. No. 45,436; Kurt P. Leyendecker, Reg. No. 42,799; Gordon R. Lindeen III, Reg. No. 33,192; Jan Carol Little, Reg. No. 41,181; Joseph Lutz, Reg. No. 43,765; Michael J. Mallie, Reg. No. 36,591; Andre L. Marais, under 37 C.F.R. § 10.9(b); Paul A. Mendonsa, Reg. No. 42,879; Clive D. Menezes, Reg. No. 45,493; Chun M. Ng, Reg. No. 36,878; Thien T. Nguyen, Reg. No. 43,835; Thinh V. Nguyen, Reg. No. 42,034; Dennis A. Nicholls, Reg. No. 42,036; Daniel E. Ovanezian, Reg. No. 41,236; Kenneth B. Paley, Reg. No. 38,989; Marina Portnova, Reg. No. P45,750; William F. Ryann, Reg. 44,313; James H. Salter, Reg. No. 35,668; William W. Schaal, Reg. No. 39,018; James C. Scheller, Reg. No. 31,195; Jeffrey Sam Smith, Reg. No. 39,377; Maria McCormack Sobrino, Reg. No. 31,639; Stanley W. Sokoloff, Reg. No. 25,128; Judith A. Szepesi, Reg. No. 39,393; Vincent P. Tassinari, Reg. No. 42,179; Edwin H. Taylor, Reg. No. 25,129; John F. Travis, Reg. No. 43,203; Joseph A. Twarowski, Reg. No. 42,191; Tom Van Zandt, Reg. No. 43,219; Lester J. Vincent, Reg. No. 31,460; Glenn E. Von Tersch, Reg. No. 41,364; John Patrick Ward, Reg. No. 40,216; Mark L. Watson, Reg. No. P46,322; Thomas C. Webster, Reg. No. P46,154; Steven D. Yates, Reg. No. 42,242; and Norman Zafman, Reg. No. 26,250; my patent attorneys, and Firasat Ali, Reg. No. 45,715; and Justin M. Dillon, Reg. No. 42,486; my patent agents, of BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP, with offices located at 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025, telephone (310) 207-3800, and Alan K. Aldous, Reg. No. 31,905; Edward R. Brake, Reg. No. 37,784; Ben Burge, Reg. No. 42,372; Jeffrey S. Draeger, Reg. No. 41,000; Cynthia Thomas Faatz, Reg No. 39,973; John N. Greaves, Reg. No. 40,362; Seth Z. Kalson, Reg. No. 40,670; David J. Kaplan, Reg. No. 41,105; Peter Lam, Reg. No. 44,855; Charles A. Mirho, Reg. No. 41,199; Leo V. Novakoski, Reg. No. 37,198; Thomas C. Reynolds, Reg. No. 32,488; Kenneth M. Seddon, Reg. No. 43,105; Mark Seeley, Reg. No. 32,299; Steven P. Skabrat, Reg. No. 36,279; Howard A. Skaist, Reg. No. 36,008; Gene I. Su, Reg. No. 45,140; Calvin E. Wells, Reg. No. P43,256, Raymond J. Werner, Reg. No. 34,752; Robert G. Winkle, Reg. No. 37,474; and Charles K. Young, Reg. No. 39,435; my patent attorneys, of INTEL CORPORATION; and James R. Thein, Reg. No. 31,710, my patent attorney with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

APPENDIX B

Title 37, Code of Federal Regulations, Section 1.56 Duty to Disclose Information Material to Patentability

- (a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith in dealing with the Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclosure information exists with respect to each pending claim until the claim is cancelled or withdrawn from consideration, or the application becomes abandoned. Information material to the patentability of a claim that is cancelled or withdrawn from consideration need not be submitted if the information is not material to the patentability of any claim remaining under consideration in the application. There is no duty to submit information which is not material to the patentability of any existing claim. The duty to disclosure all information known to be material to patentability is deemed to be satisfied if all information known to be material to patentability of any claim issued in a patent was cited by the Office or submitted to the Office in the manner prescribed by §§1.97(b)-(d) and 1.98. However, no patent will be granted on an application in connection with which fraud on the Office was practiced or attempted or the duty of disclosure was violated through bad faith or intentional misconduct. The Office encourages applicants to carefully examine:
 - (1) Prior art cited in search reports of a foreign patent office in a counterpart application, and
- (2) The closest information over which individuals associated with the filing or prosecution of a patent application believe any pending claim patentably defines, to make sure that any material information contained therein is disclosed to the Office.
- (b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made or record in the application, and
- (1) It establishes, by itself or in combination with other information, a prima facie case of unpatentability of a claim; or
 - (2) It refutes, or is inconsistent with, a position the applicant takes in:
 - (i) Opposing an argument of unpatentability relied on by the Office, or
 - (ii) Asserting an argument of patentability.

A prima facie case of unpatentability is established when the information compels a conclusion that a claim is unpatentable under the preponderance of evidence, burden-of-proof standard, giving each term in the claim its broadest reasonable construction consistent with the specification, and before any consideration is given to evidence which may be submitted in an attempt to establish a contrary conclusion of patentability.

- (c) Individuals associated with the filing or prosecution of a patent application within the meaning of this section are:
 - (1) Each inventor named in the application;
 - (2) Each attorney or agent who prepares or prosecutes the application; and
- (3) Every other person who is substantively involved in the preparation or prosecution of the application and who is associated with the inventor, with the assignee or with anyone to whom there is an obligation to assign the application.
- (d) Individuals other than the attorney, agent or inventor may comply with this section by disclosing information to the attorney, agent, or inventor.

INTEL CORPORATION